The Meta ASIC Engineer Intern Design position is a remarkable opportunity for undergraduate or graduate students in Electrical or Computer Engineering to gain hands-on experience in advanced ASIC design and verification 🖥️. Based in Bangalore, this full-time internship allows interns to contribute to building high-performance accelerators for Meta’s data centers, supporting global infrastructure and large-scale services.
Interns in this role will participate in the design, verification, and optimization of IPs (Intellectual Properties), leveraging RTL, HLS, and advanced verification tools. The Meta ASIC Engineer Intern Design experience provides a strong foundation for careers in semiconductor design, high-performance computing, and infrastructure engineering.
About Meta
Meta is a global leader in technology and social platforms, building products that connect people, grow communities, and enable businesses. Beyond apps like Facebook, Messenger, Instagram, and WhatsApp, Meta is pioneering the next generation of immersive experiences through augmented and virtual reality.
Meta’s Bangalore office focuses on infrastructure innovation, where engineers build scalable, efficient, and “Green” data center accelerators to support the massive computational needs of Meta’s services. Working at Meta means contributing to cutting-edge technology and collaborating in a culture that values creativity, problem-solving, and continuous learning.
Role Overview
As a Meta ASIC Engineer Intern Design, you will gain experience in designing and verifying accelerators used in large-scale data centers. Interns will work alongside experienced engineers to analyze designs, improve Power, Performance, and Area (PPA), and participate in simulations and post-silicon validation.
This internship is ideal for students passionate about semiconductor engineering, high-performance computing, and innovative hardware solutions.
Key Responsibilities
- Participate in micro-architecture, design, and verification reviews, providing feedback
- Develop RTL or HLS code for ASIC IPs
- Analyze designs to optimize Power, Performance, and Area (PPA)
- Support and enhance verification infrastructure and analyze coverage
- Assist with simulation accelerators and post-silicon validation tasks
- Collaborate with cross-functional teams to ensure efficient design and verification workflows
- Troubleshoot and resolve design or verification issues
- Document technical activities, findings, and workflows
Help a friend land their next role. Share now!
Internship Details
| Detail | Information |
|---|---|
| Role | ASIC Engineer Intern, Design |
| Company | Meta |
| Internship Type | Full-Time |
| Location | Bangalore, Karnataka, India |
| Duration | 12 – 16 weeks |
| Experience Level | Student / Intern |
| Work Model | On-site |
| Expected Stipend | See Expected Stipend section below |
Expected Stipend 💰
💰 ₹35,000 – ₹60,000 per month (Estimated)
This range is based on current market trends for ASIC and engineering internships at global tech companies in India. Actual stipend may vary based on skills, experience, and Meta’s internal policies.
Skills and Technologies You’ll Work With
- RTL (Verilog/SystemVerilog) and HLS design
- ASIC verification methodologies
- Micro-architecture and digital design fundamentals
- Power, Performance, and Area (PPA) optimization techniques
- Scripting with Python or Perl for automation and analysis
- High-Performance Computing (HPC) workflows
- Digital Signal Processing (DSP) concepts
- Simulation, Lint, Synthesis, Formal, or Physical Design tools
Preferred (Good to Have)
- Experience with simulation, synthesis, formal verification, or physical design tools
- Exposure to High-Performance Computing (HPC)
- Understanding of Digital Signal Processing techniques
- Prior academic or personal ASIC or hardware projects
Follow us on 
LinkedIn for the latest updates
Follow us on 
Threads for the latest updates
Subscribe ▶️ YouTube Channel for Latest Updates
Who Can Apply
| Eligibility Criteria | Requirement |
|---|---|
| Education | Currently pursuing or completing Bachelor’s, Master’s, or PhD in Electrical or Computer Engineering or related field |
| Technical Skills | Knowledge of RTL (Verilog/SystemVerilog), HLS, and Computer Architecture fundamentals |
| Scripting | Basic experience with Python or Perl |
| Soft Skills | Problem-solving, analytical mindset, creativity |
| Work Authorization | Must be authorized to work in India during internship |
| Academic Intent | Must intend to return to degree program after internship completion |
How to Apply
To apply for the Meta ASIC Engineer Intern Design role, prepare a resume highlighting your coursework, projects, and experience in digital design, RTL, HLS, or verification. Include any academic, personal, or hackathon projects demonstrating your technical skills.
Apply by clicking the button below to submit your application, making sure your resume reflects problem-solving, analytical ability, and enthusiasm for semiconductor engineering.
Disclaimer
This job information is collected from official and publicly available sources. No fees are charged for applying, and selection is not guaranteed. We are not responsible for any losses arising from reliance on this information.
Share the opportunity